Abstract-A novel fast and reliable open-circuit fault diagnosis strategy for a matrix converter with a finite-control-set model predictive control strategy is proposed in this paper. Current sensors are located ahead of the clamp circuit to measure the output currents in order to improve the speed of fault diagnosis. In addition, the current recirculating path during a single opencircuit switch fault condition is given in detail with the aim of contributing more expert knowledge to the fault diagnosis. The proposed fault diagnosis method is applicable over the whole range of modulation index.
ac-motor drives [6] . Since the MC topology is composed of semiconductor switches, the reliability of the devices is a big concern. Prognosis assesses the current health of a component, and predicts the health of the component at some point in the future [7] . Prognosis is a very challenging task, because it needs a very good reliability model of the components. Condition monitoring is when the system measures the condition of a component in real time, an appropriate action will be taken if the parameters drift away from the healthy condition. Condition monitoring techniques require sensing and signal processing as well as the knowledge of semiconductor device failure mechanisms, which will increase the hardware complexity and cost. Diagnosis is to identify the root cause of a fault, given that a fault has occurred. Diagnosis techniques are still a more cost-effective way compared with prognosis and condition monitoring, because it requires less or even no hardware complexity.
A fault may occur during the MC system lifetime. A semiconductor device can either fail as a short-circuit or an open-circuit fault. Most of the short-circuit fault detection and diagnosis methods are hardware-circuit-based rather than software-based [7] . This is because the time interval between the fault initiation and the failure is too small to implement a software-based detection method [8] . When an open-circuit fault occurs, the MC may not suffer catastrophic failure immediately. However, if the open-circuit fault cannot be detected, diagnosed, and isolated in time, accumulated overvoltage stress on the power devices will cause further damage on the MC system and can lead to catastrophic failure. This paper will focus on the open-circuit switch faults in the MC system.
The fault detection and diagnosis methods for power converters proposed in the literature can be divided into two categories: the signal-processing-based methods [9] and the analytical-model-based methods [10] [11] [12] [13] [14] [15] [16] [17] [18] . In [9] , a fast Fourier transformation is used to analyze the spectral components in the output current, but this method cannot locate the fault to the exact bidirectional switch because the spectral components of each faulty device in one output phase are similar. Considering the analytical-model-based fault diagnosis methods, in [10] , the MC output voltage is captured by three additional voltage sensors and used for fault detection purpose, which can locate the fault to a particular output phase. The work presented in [11] improves the output error voltage method by implementing nine modulated error voltages to locate the fault to one switch.
In [12] , an MC fault diagnosis method is proposed, which relies on the reduction of the MC output currents with specific conditions satisfied such as the input-output voltage space vectors and power switches duty-cycle limitation under the Optimized Alesina-Venturini modulation method. However, the integration of output currents will slow down the fault detection process. In [13] , a fault detection method based on the clamp circuit capacitor current measurement is proposed. An additional current sensor is used in this method, and the fault detection process is slowed down by the integration of the clamp circuit current. In [15] , a fault diagnosis method that relocates the three output current sensors ahead of the clamp circuit to directly measure the MC output currents within three different zero vectors is proposed. However, the zero vector duty cycles are extremely small and hard to capture with high modulation ratios. In [16] , a fault diagnosis method relying on the load currents decreasing to zero is proposed under the finite-control-set model predictive control (FCS-MPC). However, the speed of the proposed fault diagnosis method is slowed down by waiting for the load current to drop to zero. This paper presents a novel, fast and reliable online fault diagnosis method that can locate an open-circuited fault with significant improvements of speed and modulation index range. The output current sensors are located ahead of the clamp circuit to measure the DMC output currents. In addition, the expert knowledge of the DMC open-circuit current recirculating path is implemented in the fault diagnosis method to avoid false diagnosis [19] . The proposed methodology is validated with experimental results.
II. DMC SYSTEM WITH FCS-MPC STRATEGY
The DMC topology is shown in Fig. 1 . The DMC system is composed of an input filter, a switch matrix of nine bidirectional switches, and a clamp circuit. The input filter attenuates the switching frequency harmonics of the input currents of the DMC. The switch matrix connects the threephase input source directly to the three-phase output load. The clamp circuit, which consists of 12 fast-recovery diodes and a capacitor, connects in parallel with the DMC to avoid overvoltage damage on the bidirectional switches.
A. Clamp Circuit
Since there is no free-wheeling device in the DMCs, therefore a clamp circuit must be added to protect the DMCs from overvoltage when an open-circuit fault occurs, which could destroy the power semiconductor devices. A typical clamp circuit is shown in Fig. 2 . The clamp circuit is connected between the three-phase input supply and the load terminals of the converter. This clamp circuit consists of two fast-recovery diode rectifier bridges: a clamp capacitor and a dissipation resistor. During an open-circuit switch fault, the reactive energy stored in the load inductance is transferred to the clamp capacitor and then is dissipated in the resistor.
If an open-circuit fault occurs, the faulty phase current will first recirculate in the clamp circuit. The current recirculating path is decided by three factors. The three factors are the direction and amplitude of faulty phase current, the inputsource voltages, and the switching states. If the faulty output phase is clamped to the positive bus of the clamp circuit, the faulty current will flow through the diodes that connect to the most negative voltage, as shown in Fig. 3 . Similarly, if the faulty output phase is clamped to the negative bus of the clamp circuit, the faulty current will flow through the diodes that connect to the most positive voltage. In addition, the currents recirculating in the DMC output, the clamp circuit, and the load current satisfy the Kirchhoff current law as expressed in (1), where i out (n), i clamp (n), and i load (n) are the three-phase DMC output currents, the clamp circuit output side currents, and the load currents, respectively,
(1)
B. FCS-MPC Strategy
The FCS-MPC strategy enables the controlled variables to achieve the corresponding reference at the end of each sampling period by predicting the controlled variables two steps ahead in one sampling period. The first prediction step compensates one period delay of the digital signal processorfield-programmable gate array (DSP-FPGA) control platform. The second prediction step predicts the expecting value of the controlled variables in the next sampling period. The load current can be predicted by using the forward Euler approximation, and the prediction of the source current and input voltage is acquired using a discrete input filter model, as shown in (2), where constants F 1 and F 2 depend on the load parameters and the sampling time
, and E 4 depend on the input filter parameters and the sampling time T s [16] , [20] , [21] 
The FCS-MPC strategy uses the cost functions to select the suitable switching state in the next sampling period. Cost functions can be defined differently depending on what the control aim is. This paper defines the cost functions g 1 , g 2 , and g based on the input and output current quality, as shown in (4). The next sampling period switching state N with minimum cost g [N] is chosen, as shown in (4), where i sα , i sβ , i oα , and i oβ are the errors between the reference value and the predicted value of the input-source and outputload currents in α − β coordinate. λ is the weighting factor
III. DMC CURRENT RECIRCULATING ANALYSIS UNDER SINGLE-SWITCH OPEN-CIRCUIT FAULT CONDITION
It is of significant importance to know how current will recirculate in the clamp circuit during an open-circuit fault condition. The currents recirculating expert knowledge is essential to improve the speed and precision of the outputcurrent-based fault diagnosis methods, because the faulty output phase current will affect the currents of the healthy output phases by current recirculating and causes false diagnosis in the fault diagnosis process eventually. When a bidirectional switch occurs an open-circuit fault, the load current of the faulty output phase will recirculate through the clamp circuit. Then, the recirculating current in the clamp circuit will either flow back to other phases of the load or flow into the input source, DMC, and then back to the load. The specific current recirculating path is decided by three factors. These three factors are the load current direction, the switching state, and the input voltages. There are two types of current recirculating paths that the faulty output phase load current can flow through. The type 1 current recirculating path means that the faulty output phase load current will flow through the clamp circuit, then flow into the input source, the DMC, and finally flow back to other phases of the load. In type 1 path, there are still currents flowing through the DMC output side. The type 2 current recirculating path means that the faulty output phase load current is the biggest absolute value among the three output-load currents and will flow through the clamp circuit and then flow back to other phases of the load directly. The key difference between type 1 and type 2 paths is the current difference of the healthy phases of the DMC output. Both of the currents of the healthy phases of the DMC output will not be zero in type 1 path. However, at least one current of the healthy phases of the DMC output will be zero in type 2 path.
A. Type 1 Current Recirculating Path
Type 1 current recirculating path includes the faulty phase of the load, the clamp circuit, the input source, the DMC, and other phases of the load. Moreover, both of the currents of the healthy phases of the DMC output will not be zero in type 1 path. For instance, the bidirectional switch S Aa occurs an open-circuit fault at the time point t k . The threephase input voltages at t k are u i A = −48 V, u i B = +38 V, and u iC = +9 V. The faulty output phase current i oa is flowing out from the load, and the healthy output phases currents i ob and i oc are flowing into the load. The bidirectional switches that are conducting at t k are S Aa , S Cb , and S Cc . Under these conditions, the faulty output phase current i oa will first flow into the clamp capacitor C cp through diode D 7 . Then, the current will continue to flow through the diode D 4 because of the input voltages as well as the nature of the diode bridge. Next, the current will continue to flow through the input voltage sources U s A and U sC and through the DMC due to the switching state condition. Finally, the current will flow back into the load phases b and c and create a complete current recirculating path for the faulty output phase current i oa . The type 1 current recirculating path under these specific conditions is shown in Fig. 4 .
B. Type 2 Current Recirculating Path
Type 2 current recirculating path includes the faulty phase of the load, the clamp circuit, and other phases of the load. In addition, the faulty output phase load current is the biggest absolute value among the three output-load currents in type 2 path. Last but not least, at least one current of the healthy phases of the DMC output will be zero in type 2 path. For instance, the bidirectional switch S Aa occurs an open-circuit fault at the time point t l . The three-phase input voltages at t l are u i A = −20 V, u i B = +48 V, and u iC = −28 V. The faulty output phase current i oa is flowing out from the load, and the healthy output phases currents i ob and i oc are flowing into the load. The bidirectional switches that are conducting at t k are S Aa , S Cb , and S Bc . Under these conditions, the faulty output phase current i oa will first flow into the clamp capacitor C cp through diode D 7 . Then, the current will be divided into two paths. One path will flow through diode D 6 and the other will flow through diode D 11 because of the input voltages as well as the nature of the diode bridge. Next, the current flowing from the diode D 11 will flow into load phase b, and the current flowing from the diode D 6 will continue to flow through the input sources and the DMC and back to load phase c eventually. Since the load current i ob is supplied by the faulty phase current i oa , there will be no current in the DMC output phase b. The type 2 current recirculating path under these specific conditions is shown in Fig. 5 .
C. Comparison Between Type 1 and Type 2 Current Recirculating Paths
The comparison between type 1 and type 2 current recirculating paths is presented in Table I . In conclusion, type 2 path will cause at least one healthy output phase current of the DMC to reduce to zero due to the influence by the faulty phase current, the input-source voltages, and the switching states at the same time. A type 2 path can occur if two conditions are satisfied at the same time.
1) The actual faulty output phase current is the biggest absolute value. 2) At least one of the healthy output phase voltage is the most negative when the faulty phase current direction is flowing into the clamp circuit or at least one of the healthy output phase voltage is the most positive when the faulty phase current direction is flowing out from the clamp circuit.
D. False Diagnosis
In terms of the fault diagnosis method proposed in [15] that the output current sensors are located ahead of the clamp circuit to measure the DMC output current, a false diagnosis will occur if there is a type 2 current recirculating path. Because the current sensor located in a healthy output phase of the DMC will detect a zero current, a faulty flag will be generated indicating an open-circuit fault occurring in the healthy output phase. Therefore, the current recirculating expert knowledge presented in this paper will avoid the false diagnosis that occurs in [15] .
IV. FAULT DIAGNOSIS METHOD
In order to avoid any false diagnosis during the whole fault detection process, the clamp circuit current recirculating expert knowledge is required to be implemented into the fault detection algorithm. The faulty output phase current may recirculate through the clamp circuit and provide current supply for a healthy phase load current. This type of current recirculation will cause the output current sensor to detect a zero current. Therefore, a false diagnosis can be avoided by implementing the clamp circuit current recirculating expert knowledge. The output phase a current I oa of the DMC will be detected in every sampling period, as shown in Fig. 6 . A fault diagnosis algorithm for I ob and I oc is exactly the same as for I oa . First, the output currents i k oa , i k ob , and i k oc in the sampling period T k s will be checked whether or not are zero. If the current is not zero, the fault detection algorithm will make a decision that there is no open-circuit fault in the corresponding output phase and set the corresponding flag to 0. If the current is the biggest absolute value comparing the other two. If the output current has the biggest absolute value, the fault diagnosis algorithm will make a decision that there must be the corresponding output phase occurring an opencircuit fault and set the corresponding flag to 1. If the output current does not have the biggest absolute value, the fault detection algorithm will make a decision that there might be the corresponding output phase occurring an open-circuit fault and set the corresponding flag to 0.5.
Once the fault detection algorithm for each output phase is finished, the switching state information of the present sampling period T k s will be used by the fault diagnosis algorithm to identify the specific bidirectional switch in the faulty phase as shown in (5) . Since this section focuses on single bidirectional switch open-circuited fault, the switch that has the highest possibility of fault will be identified as a faulty switch ⎡
Ideally, the proposed fault diagnosis method can locate the fault within one sampling period. The speed of the fault diagnosis method would not be affected by an output current filter due to the output current sensor location. The only limitation in this fault diagnosis method is that it cannot detect a fault when the output current is at natural zero-crossing point.
V. EXPERIMENTAL RESULTS
In the experimental implementation, the FCS-MPC strategy [16] , [20] is used to control the DMC. The advantage of using the FCS-MPC strategy is that there is only one fixed switching state applied in each sampling period, which will simplify the switching states capturing process in the DSP-FPGA control platform. The output current sensors are located ahead of the clamp circuit to measure the DMC output currents directly, as shown in Fig. 7 . The experimental parameters are presented in Table II . The experimental bench rig is shown in Fig. 8 .
In the experiment, the experimental results of input phase voltage U s A , output line-to-line voltage U oca , and output current i oa under the normal condition are shown in Fig. 9 . Then, the bidirectional switch S Aa is triggered to be open circuit for 1 ms and then set back to normal operation immediately for safety purpose. This is because if the open-circuit switch fault cannot be detected, diagnosed, and isolated in time, accumulated overvoltage stress on the power switches will cause further damage on the MC system and can lead to catastrophic failure eventually.
A. Type 1 Path Results
The DMC output three-phase currents i oa , i ob , and i oc under the bidirectional switch S Aa open-circuit fault condition are shown in Fig. 10 . The magnified waveforms of the switching states, the DMC output currents, and the input voltages during the open-circuit fault period are presented in Fig. 11 . The bidirectional switch S Aa occurs an open-circuit fault at 0.3 ms. The type 1 current recirculating path presented in Fig. 4 occurs at 0.4 ms, as shown in Fig. 11 . The three-phase input voltages at t k are u i A = −48.0 V, u i B = +38.5 V, and u iC = +9.5 V. The faulty output phase current i oa is flowing out from the load, and the healthy output phases currents i ob and i oc are flowing into the load. The bidirectional switches that are conducting at t k are S Aa , S Cb and S Cc . From the experimental results, it can be seen that there is current flowing in the DMC healthy output phases b and c.
B. Type 2 Path Results
The DMC output three-phase currents i oa , i ob , and i oc under the bidirectional switch S Aa open-circuit fault condition are shown in Fig. 12 . The magnified waveforms of the switching states, the DMC output currents, and the input voltages during the open-circuit fault period are presented in Fig. 13 results, it can be seen that there is no current flowing in the DMC healthy output phase b.
C. Fault Diagnosis Results
The results during the open-circuited period are magnified and shown in Figs. 14 and 15. It can be seen that the DMC output current i oa drops to zero immediately when switch S Aa is triggered to be open-circuited and keeps zero during the whole open-circuited period. Therefore, the open-circuited flag F Aa is set to 1 by the proposed fault diagnosis system. According to [19] , if the absolute value of the open-circuited faulty output phase current is the biggest among the three output phase currents, the healthy output phases currents could be influenced by the faulty phase current to decrease to zero. This expert knowledge is contributed to the proposed fault diagnosis system to avoid false diagnosis. Since the absolute value of the current i oa is the biggest among the three currents, the current i ob is dropped to zero for two sampling periods. In these two sampling periods, the open-circuited flag F Bc is set to 0.5 by the proposed fault diagnosis system by using the present switching state information which is obtained directly from the FPGA card. Since this paper focuses on single-switch open-circuited fault occasion, only the switch S Aa with the highest faulty possibility is detected as open-circuited. The switch S Bc is considered as healthy switch due to lower faulty possibility. Therefore, a false diagnosis can be avoided.
One drawback of the proposed method is that it will diagnose an open-circuited fault during the natural zero crossing. Therefore, at least two sampling periods are needed to guarantee the currents that are not experiencing natural zero crossing. The number of sampling periods needed also depends on the output frequency and amplitude. The lower the output frequency and the lower the amplitude, the more numbers of sampling periods are needed to avoid natural zero crossing.
VI. CONCLUSION
This paper has proposed a novel online open-circuited fault detection and diagnosis method for DMC with the FCS-MPC strategy. The proposed method has been validated experimentally. The three output current sensors are located ahead of the clamp circuit to measure the MC output current directly. In addition, the faulty phase current recirculating expert knowledge is investigated in this paper to avoid false diagnosis.
The faulty phase current recirculating path is decided by three factors. These three factors are the direction and amplitude of faulty phase current, the input-source voltages, and the switching states. The current recirculating path could cause at least one healthy output phase current of the DMC to reduce to zero due to the impact by the faulty phase current, the input-source voltages, and the switching states. Ideally, the proposed method can locate an open-circuited switch fault in one sampling period, which significantly improves the speed and the precision of the fault detection and diagnosis progress comparing with the method in [16] . In addition, the proposed fault diagnosis method is applicable within the whole range of modulation index comparing with the presented method in [15] , which can only be applied during low modulation index occasion. The proposed fast and reliable fault diagnosis method can guarantee the correct use of a fault-tolerant strategy. She joined the Power Electronics, Machines, and Control (PEMC) Group, University of Nottingham, where she was involved in the European Student Exchange Project. In 2007, she was a Research Fellow with the PEMC Group, where she was appointed as a Senior Research Fellow in 2012, and she continued to work on direct ac-ac converters, especially employing wide-bandgap semiconductor devices, fault-tolerant systems, and the design and implementation of compact power converters with a main focus on the challenges of power electronics integration. Her current research interests include more-electric aircraft applications and fault-tolerant power converters for aircraft applications. 
